

15EC655

# Sixth Semester B.E. Degree Examination, Aug./Sept. 2020 <br> Microelectronics 

Time: 3 hrs.
Max. Marks: 80
Note: Answer any FIVE full questions, choosing ONE full question from each module.

## Module-1

1 a. Derive the expression of drain current of an NMOS transistor when it operates in triode and saturation regions.
(10 Marks)
b. The PMOS transistor shown in Fig.Q1(b) has $\mathrm{V}_{\mathrm{t}}=-1 \mathrm{~V}, \mathrm{~K}_{\mathrm{p}}^{\prime}=60 \mu \mathrm{~A} / \mathrm{V}^{2}$ and $\frac{\mathrm{W}}{\mathrm{L}}=10$. Find the range of $\mathrm{V}_{\mathrm{G}}$ for which the transistor conducts and also, in terms of $\mathrm{V}_{\mathrm{G}}$, find the range of $\mathrm{V}_{\mathrm{D}}$ for which the transistor operates in triode region.


Fig.Q1(b)
(03 Marks)
c. An NMOS transistor has $\mathrm{V}_{\mathrm{to}}=0.8 \mathrm{~V}, 2 \phi_{\mathrm{f}}=0.7 \mathrm{~V}$ and $\gamma=0.4 \mathrm{~V}^{1 / 2}$. Find $\mathrm{V}_{\mathrm{t}}$ when $\mathrm{V}_{\mathrm{SB}}=3 \mathrm{~V}$.
(03 Marks)

## OR

2 a. An NMOS transistor is fabricated in a $0.4 \mu \mathrm{~m}$ process having $\mu_{\mathrm{n}} \mathrm{C}_{\mathrm{ox}}=200 \mu \mathrm{~A} / \mathrm{V}^{2}$ and $\mathrm{V}_{\mathrm{A}}^{\prime}=50 \mathrm{~V} / \mu \mathrm{m}$. If $\mathrm{L}=0.8 \mu \mathrm{~m}$ and $\mathrm{W}=16 \mu \mathrm{~m}$, find $\mathrm{V}_{\mathrm{A}}$ and $\lambda$. Find the value of $\mathrm{I}_{\mathrm{D}}$ that results when the device is operated with an overdrive voltage, $\mathrm{V}_{\text {OV }}=0.5 \mathrm{~V}$ and $\mathrm{V}_{\text {DS }}=1 \mathrm{~V}$.
(04 Marks)
b. Analyze the circuit shown in Fig.Q2(b) and hence determine the voltages at all nodes and the currents through all branches. Neglect channel length modulation effect. Let, $\mathrm{V}_{\mathrm{t}}=1 \mathrm{~V}$ and $\mathrm{K}_{\mathrm{n}}^{\prime} \mathrm{W} / \mathrm{L}=1 \mathrm{~mA} / \mathrm{V}^{2}$.


Fig.Q2(b)
(06 Marks)
c. Sketch the transfer characteristic of the common source amplifier shown in Fig.Q2(c). Identify the segments related to three regions of operation of the device. Also, obtain the expression of incremental voltage gain, $A_{v}$.


3 a. Discuss the MOSFET biasing that uses a drain-to-gate feedback resistor.
(04 Marks)
b. For the discrete common-source MOSFET amplifier shown in Fig.Q3(b), write the equivalent circuit used to determine the low frequency response. Also, obtain the expressions of pole-frequencies of the response.


Fig.Q3(b)
(08 Marks)
c. A drain current of 0.5 mA is observed when a gate-source voltage of 2 V is applied to NMOS. Drain current increases to 0.55 mA when gate source voltage of 2.05 V is applied. Find the value of device transconductance, $\mathrm{g}_{\mathrm{m}}$. Also obtain, threshold voltage, $\mathrm{V}_{\mathrm{t}}$, if $\mathrm{K}_{\mathrm{n}}^{\prime} \mathrm{W} / \mathrm{L}=1 \mathrm{~mA} / \mathrm{V}^{2}$.
(04 Marks)

## OR

4 a. Obtain $T$ equivalent circuit model from hybrid- $\pi$ model for a MOSFET.
(04 Marks)
b. For the circuit shown in Fig.Q4(b), find the value of $\mathrm{V}_{\mathrm{GS}}$ such that $\mathrm{I}_{\mathrm{D}}=0.5 \mathrm{~mA}$. The device parameters are $\mathrm{V}_{\mathrm{t}}=1 \mathrm{~V}$ and $\mathrm{K}_{\mathrm{n}}^{\prime} \mathrm{W} / \mathrm{L}=1 \mathrm{~mA} / \mathrm{V}^{2}$. What is the percentage change in ID obtained when the transistor is replaced by another having $\mathrm{V}_{\mathrm{t}}=1.5 \mathrm{~V}$ ? Comment on the change in $\mathrm{I}_{\mathrm{D}}$.


Fig.Q4(b)
(04 Marks)
c. Derive the expression of the MOSFET Unity-gain frequency, $\mathrm{f}_{\mathrm{T}}$.

## Module-3

5 a. Draw the circuit of discrete common-source amplifier with a source resistance. Derive the expressions for $R_{i n}, A_{v}$ and $G_{v}$.
(10 Marks)
b. Derive an approximate formula for 3-dB frequency, $\omega \mathrm{H}$, of a direct-coupled amplifier, when a dominant pole does not exist in the gain function of amplifier.
(06 Marks)

## OR

6 a. Draw and explain the operation of MOS current-steering circuits.
(08 Marks)
b. Consider a source follower shown in Fig.Q6(b). Note that $\mathrm{gm}=1 \mathrm{~mA} / \mathrm{V}, \mathrm{r}_{0}=150 \mathrm{~K} \Omega$, $R_{\text {sig }}=1 \mathrm{M} \Omega, R G=4.7 \mathrm{M} \Omega$ and $R L=15 \mathrm{~K} \Omega$. Find $R_{i n}, A v$, Rout and $G_{v}$ of the circuit.


Fig.Q6(b)
(08 Marks)

## Module-4

7 a. Derive the expressions of input and output resistances of common-gate amplifier with active load.
(10 Marks)
b. Draw the high frequency equivalent circuit of common source amplifier with current source as load. Analyze the same to determine $3-\mathrm{dB}$ frequency, $\mathrm{f}_{\mathrm{H}}$, using the open-circuit time constant method.
(06 Marks)

## OR

a. Consider CMOS implementation of common-source amplifier. Let, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$, $\mathrm{V}_{\mathrm{tn}}=\left|\mathrm{V}_{\mathrm{tp}}\right|=0.6 \mathrm{~V}, \mu_{\mathrm{n}} \mathrm{C}_{\mathrm{ox}}=200 \mu \mathrm{~A} / \mathrm{V}^{2}$ and $\mu_{\mathrm{p}} \mathrm{C}_{\mathrm{ox}}=65 \mu \mathrm{~A} / \mathrm{V}^{2}$. Also, for all transistors, $\mathrm{L}=0.4 \mu \mathrm{~m}$ and $\mathrm{W}=4 \mu \mathrm{~m}$. If $\mathrm{V}_{\mathrm{An}}=20 \mathrm{~V},\left|\mathrm{~V}_{\mathrm{Ap}}\right|=10 \mathrm{~V}$ and $\mathrm{I}_{\mathrm{REF}}=10 \mu \mathrm{~A}$, find the smallsignal voltage gain.
(06 Marks)
b. Obtain the expressions of output resistance, Rout, open-circuit voltage gain, $\mathrm{A}_{\mathrm{vo}}$ and shortcircuit transconductance, $\mathrm{G}_{\mathrm{m}}$, of MOS cascade amplifier.
(10 Marks)

## Module-5

9 a. Explain the operation of passive-loaded MOS differential pair for a differential input voltage.
(08 Marks)
b. Sketch the equivalent circuit of active-loaded MOS differential pair used for frequency response analysis. Derive the expression of transfer function.
(08 Marks)

## OR

10 a. Obtain the expression of common-mode rejection ratio (CMRR) of passive-loaded MOS differential pair, by considering the effect of $\mathrm{R}_{\mathrm{D}}$ mismatch.
(07 Marks)
b. Explain the operation of two-stâge CMOS OP-AMP. Write the expressions of DC voltage gains, of the individual stages and the overall configuration.
(09 Marks)

